Neuromorphic hardware with non-volatile memory (NVM) can implement machine learning workload in an energy-efficient manner. Unfortunately, certain NVMs such as phase change memory (PCM) require high voltages for correct operation. These voltages are supplied from an on-chip charge pump. If the charge pump is activated too frequently, its internal CMOS devices do not recover from stress, accelerating their aging and leading to negative bias temperature instability (NBTI) generated defects. Forcefully discharging the stressed charge pump can lower the aging rate of its CMOS devices, but makes the neuromorphic hardware unavailable to perform computations while its charge pump is being discharged. This negatively impacts performance such as latency and accuracy of the machine learning workload being executed. In this letter, we propose a novel framework to exploit workload-specific performance and lifetime trade-offs in neuromorphic computing. Our framework first extracts the precise times at which a charge pump in the hardware is activated to support neural computations within a workload. This timing information is then used with a characterized NBTI reliability model to estimate the charge pump's aging during the workload execution. We use our framework to evaluate workload-specific performance and reliability impacts of using 1) different SNN mapping strategies and 2) different charge pump discharge strategies. We show that our framework can be used by system designers to explore performance and reliability trade-offs early in the design of neuromorphic hardware such that appropriate reliability-oriented design margins can be set.
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INTRODUCTION
A neuromorphic hardware consists of artificial neurons and synapses to implement spiking neural networks (SNNs) [1] . Emerging non-volatile memory (NVM) cells organized into crossbars are used to store synaptic strengths. Certain NVMs such as phase-change memory (PCM) require high voltages ($ 3V À 5V ) to read and program synaptic strengths. These high voltages not only create reliability issues for NVM cells in a crossbar, but also for the internal CMOS devices of the on-chip charge pump [2] , which generates these voltages. In this paper, we study one specific high voltage related reliability issue of a charge pump in the context of neuromorphic computing -that of threshold voltage (V th ) stress. If the charge pump is activated too frequently, its CMOS devices do not recover from stress, accelerating their aging and eventually leading to failures.
Typically, a charge pump is several orders of magnitude larger than the size of a crossbar [2] . To mitigate this large size, system designers connect many crossbars to each charge pump. Therefore, charge pump failures are a critical bottleneck to the prolonged operation of a neuromorphic hardware. Redundant charge pumps can improve reliability but increases hardware area. To improve reliability, stressed charge pumps can also be forcefully discharged, where a discharge operation involves applying a low voltage to all CMOS devices in the charge pump. Once discharged, the charge pump requires several cycles to boost its voltage back, before it can safely be used to access NVM cells in a crossbar. During this interval, crossbars are unable to process spikes, introducing a spike propagation delay. This delay negatively impacts performance (such as latency and accuracy) of the SNN workload being executed [3] .
Aging of a charge pump depends on how frequently NVM cells in the hardware are activated, which is due to spikes generated by the SNN workload being executed.
We propose a novel framework that allows system designers to explore workload-specific trade-offs involving reliability, performance, and design cost, early in the design process such that appropriate reliability-oriented design margins can be set. Our framework incorporates the CARLsim simulator [4] to first extract the precise times of spikes in an SNN workload. We then use a characterized reliability model to estimate aging of charge pumps based on their activation times, which are influenced by the mapping of synapses to crossbars and the connectivity of crossbars to charge pumps in the hardware. We show that this framework can be integrated inside 1) design-time techniques, where neurons and synapses can be efficiently allocated to different crossbars, balancing aging of all charge-pumps, 2) run-time techniques, where stressed charge pumps can be forcefully discharged at appropriate intervals, minimizing their aging without significantly hurting performance, and 3) architectural techniques, where the number of charge pumps can be budgeted to achieve a target lifetime.
BACKGROUND AND MOTIVATION
SNNs are networks of spiking neurons interconnected via synapses. A neuron fires a spike when its membrane voltage exceeds a threshold and subsequently the membrane voltage is reset. The moment of threshold crossing defines the firing time. SNNs can be used to implement many machine learning techniques. One example is the supervised approach, where an SNN is first trained with examples from the field and then used for inference with in-field data. Performance of supervised machine learning is measured in terms of accuracy, which is assessed from inter-spike intervals (ISIs) [5] . To define ISI, we let ft 1 ; t 2 ; . . . ; t K g be a neuron's firing times in the time interval ½0; T . The average ISI of this spike train is given by [5] :
A neuromorphic hardware, shown in Fig. 1a , consists of 6 crossbars, three of which are connected to charge pump 1 and the remaining three to charge pump 2. All crossbars are interconnected using a time-shared interconnect. Fig. 1b illustrates the mapping of an SNN to a crossbar. Synaptic weight w 13 is programmed on the NVM cell P1 and w 23 on P2. Output spike voltages x 1 from N1 and x 2 from N2 inject currents into the crossbar, which are obtained by multiplying a pre-synaptic neuron's output spike voltage with the NVM cell's conductance at the cross-point of the pre-and postsynaptic neurons (following Ohm's law). Current summations along columns are performed in parallel using Kirchhoffs current law, and implement the sums P j w ij x i , needed for forward propagation of neuron excitation x i . Fig. 2a shows the spike train generated by N1 of Fig. 1b . Each spike injects current to read the conductance of the NVM cell P1. Fig. 2b illustrates the charge pump's operating voltage to process this spike train. The charge pump is operated at 1:8V for the entire 60ms interval, boosting its voltage to 3V only to process spikes. Aging of the charge pump is 8.3 units (see Section 3 for aging computation) and the average ISI is 5.9ms (Equation (1)). Fig. 2c illustrates the charge pump's operating voltage when it is discharged to 1:2V after processing every spike and boosted again to 1:8V before processing the next. Once discharged, the crossbar becomes unavailable to process spikes, introducing latency in processing the spike train. The average ISI increases to 7.4 ms, compared to 5.9 ms in Fig. 2b . ISI deviation leads to accuracy loss [3] . Frequently discharging the charge pump, however, reduces its aging to 7.1 units, compared to 8.3 units in Fig. 2b . This reduction in aging leads to an improvement of mean-time-to-failure (MTTF) of the charge pump by an average 8.7 percent. Thus, aging reduction improves a charge pump's lifetime.
PROPOSED WORKLOAD-AWARE FRAMEWORK
We first review NBTI, which is a dominant reliability issue in scaled technology nodes, and then present our proposed framework for PCM-based crossbars. We use characterized NBTI model [6] . Our framework can also be extended with minimal efforts to consider 1) any NBTI model, 2) other NVMs such as FeRAM and Flash, and 3) other reliability issues such as time dependent dielectric breakdown (TDDB), which is still the dominant one in older technology nodes.
NBTI aging manifests as 1) decrease in drain current and transconductance, and 2) increase in off current and threshold voltage. NBTI aging is accelerated at high temperature and high oxide electric field. Recent works such as [6] suggest that NBTI is the collective response of two independent defects -the as-grown hole traps (AHTs) and generated defects (GDs). AHTs and a small proportion of GDs can be recovered by annealing at high temperatures if the NBTI stress voltage is removed. We focus on GDs, which contribute to permanent degradation of charge pumps. In fact, once introduced, GDs cannot be eliminated. Their effect can, however, be delayed by applying lower voltages (i.e., forcefully discharging stressed charge pumps).
To formulate NBTI aging, we divide the SNN execution time ½0; T into m equal intervals 0 ¼ t 0 < t 1 Á Á Á < t m ¼ T , with ½t i ; t iþ1 Þ as the ði þ 1Þ th interval and V i is the charge pump's voltage in this interval. Reliability at the end of SNN execution can be expressed as
where GðV i Þ is the generated defect at voltage V i , expressed as power law, GðV i Þ ¼ g 0 Á ðV i À V th Þ m Á ðt iþ1 À t i Þ n and b; g 0 ; m; n are material-dependent constants [6] . We define NBTI aging in a stressed charge pump as
Here (2) assumes all synapses are mapped to the same crossbar, which is connected to a single charge pump. In practice, however, 1) synapses are distributed across different crossbars because a crossbar can accommodate only a limited number of synapses and 2) a neuromorphic hardware typically has more than one charge pump to limit the power supply load. We now describe how to extend (2) to incorporate these practical constraints. We consider the SNN G, with N neurons and S synapses, excited with an input over the time interval ½0; T . We arrange the spikes in this interval by synapses they excite as
. . . ; t 1 k 1 g; ft 2 1 ; t 2 2 ; . . . ; t 2 k 2 g; . . . ; ft S 1 ; t S 2 ; . . . ; t S k S g;
where t s j is the jth spike on sth synapse of the SNN. We introduce the following notation. (6) The total aging of charge pump k is therefore
Proposed Framework - Fig. 3 illustrates our framework to evaluate aging of charge pumps in a neuromorphic hardware. We use CARLsim [4] to train SNN models. The output of CARLsim are the trained weights and the precise times of spikes on all synapses of the SNN S. An SNN mapping approach such as [3] uses CARLsim output to generate a synapse-to-crossbar mapping M, optimizing some objective function. In [3] , the objective function is to minimize the number of spikes communicated between crossbars, which leads to lower energy and latency on the shared interconnect. Once the SNN is mapped to crossbars of the hardware, its performance is obtained in terms of the inter-spike interval I using (1) . Using this synapse-to-crossbar and crossbar-to-charge pump mapping, our novel formulation in (7) evaluates the aging of all charge pumps in the hardware when executing an SNN workload. This design flow is shown using solid arrows. Fig. 3 also illustrates three future directions based on this framework using dashed arrows. First, Aging Evaluation, as developed in (7) , can be combined with the SNN Mapping step to generate an optimum mapping of the SNN to the hardware that balances aging of all charge pumps. This is shown by the dashed arrow labeled aging-aware mapping. Second, crossbar-to-charge pump mapping can be optimized to achieve a desired lifetime of charge pumps for executing the SNN. This is shown using the dashed arrow labeled application-specific charge pump placement. Third, strategies can be developed to discharge charge pumps at run-time, improving their lifetime. This is shown in the Discharge Management step.
EVALUATION RESULTS
This section presents evaluation results using our framework. We use the neuromorphic hardware of Fig. 1a to evaluate the following SNNs [3] , [7] , [8] , [9] .
Evaluating Reliability of SNN Mapping Strategies
We use our framework to evaluate two state-of-the-art SNN mapping strategies -SCO [10] and SpiNeMap [3] , in terms of performance (measured as change in ISI) and reliability (measured as aging). Fig. 4 illustrates the result of SCO, normalized to SpiNeMap. SCO, which balances crossbar utilization, has on average 16.4 percent lower aging (better lifetime) than SpiNeMap for these workloads. This is because SpiNeMap explicitly minimizes spike latency on the shared interconnect. To do so, some crossbars get more utilized than others. Heavily utilized crossbars activate charge pumps more frequently, causing their higher aging. Conversely, SpiNeMap has lower ISI change (higher performance). SCO has on average 21 percent higher change in ISI than SpiNeMap. From a performance perspective, SpiNeMap is better than SCO, while from a reliability perspective, SCO is better than SpiNeMap. Fig. 5 illustrates aging and ISI with discharge intervals of 10 ms, 50 ms, and 100 ms for the evaluated SNN workloads, normalized to when charge pumps are stressed for the entire execution duration. We make the following three key observations. First, aging is the lowest for discharge interval of 10 ms, while ISI variation is the highest. This is because, with smaller discharge intervals, a charge pump's internal CMOS devices recover partially from stress and therefore, the rate of aging reduces improving lifetime. The performance is lower because of the delay introduced in frequent charge pump discharge. Second, when the discharge interval changes from 10ms to 100 ms, aging increases, reducing charge pump's lifetime, and ISI variation reduces, improving application performance. Third, aging of charge pumps varies across different SNN workloads. For MLP-MNIST, aging increases by 10 percent when the discharge interval increases from 10ms to 100ms, while for LeNet-CIFAR, aging increases by a factor of 2 for the same range. This is because for MLP-MNIST, spikes are generated less frequently due to sparsity of synaptic weights. There is therefore, no significant variation in aging when charge pumps are discharged differently. The ISI variations are, however, due to delay of spike propagation when charge pumps are being discharged. We see no significant variations across different workloads. Our framework enables exploration of SNN workload-specific lifetime and performance trade-offs.
Discharging Stressed Charge Pumps

DISCUSSION AND FUTURE OUTLOOK
Aging-related defects in charge pumps constitute a critical bottleneck to the prolonged operating lifetime of neuromorphic hardware. These defects are different from an NVM cell's endurance failures, which are due to repeated programming of the cell. In recent prototypes, e.g., [11] , PCM endurance is in the order of 10 7 cycles (% 4-5 years lifetime). A charge pump's lifetime is % 2-3 years operating at 3V supply. Impact-wise, aging issues in a neuromorphic hardware arise during inference (reading of synaptic weights) and training (update of synaptic weights) in supervised machine learning, while endurance issues arise only during training.
To this end, we proposed a novel framework to evaluate SNN workload-specific lifetime and performance trade-offs in neuromorphic architectures. The framework incorporates the CARLsim simulator to extract the precise time of spike generation on all synapses of an SNN workload. Using this timing information, together with 1) synapse-to-crossbar mapping, and 2) crossbar-to-charge pump mapping, this framework evaluates aging of different charge pumps when executing an SNN workload. We use this framework to evaluate two state-of-the-art SNN mapping strategies in terms of performance and reliability. We also demonstrated lifetime and performance trade-offs by changing the charge pump's discharge interval. Our framework can also incorporate: 1) other SNN simulators such as Brian [12] , and 2) other reliability issues such as electromigration [13] .
